Condor Currents

Condor Computing

Condor Currents delivers concise breakdowns of the latest computer architecture research and RISC-V developments. Each episode covers recent arXiv papers on data prefetching, branch prediction, and microarchitecture innovations, plus news from the open silicon community. Brought to you by Condor Computing, high-performance RISC-V processor IP from Andes Technology.

  1. Bit-Brick K1: Raspberry Pi 5 alternative with different CPU architecture, M.2 and PCIe support launches - notebookcheck.net

    4D AGO

    Bit-Brick K1: Raspberry Pi 5 alternative with different CPU architecture, M.2 and PCIe support launches - notebookcheck.net

    ## Episode Summary In this episode, we cover: - **Bit-Brick K1: Raspberry Pi 5 alternative with different CPU architecture, M.2 and PCIe support launches - notebookcheck.net** (google_arch) - **Microchip Upgrades Its Mi-V RV32 RISC-V Soft-Core Processor, Promises a Major Speed Boost - Hackster.io** (google_riscv) - **CPU Instruction Set Architecture (ISA) Market - Market Growth Reports** (google_arch) - **SystemRescue 13 lands with Linux 6.18 and bcachefs support** (the_register) - **Alibaba's New RISC-V CPU for AI: A Competitor to Apple & Arm Designs - News and Statistics - IndexBox** (google_riscv) --- *Sponsored by LimitLess AI*

  2. QuMA: Researchers Develop Quantum Microarchitecture that "Bridges the Gap" in Processor System Stacks - IEEE Computer Society

    5D AGO

    QuMA: Researchers Develop Quantum Microarchitecture that "Bridges the Gap" in Processor System Stacks - IEEE Computer Society

    ## Episode Summary In this episode, we cover: - **QuMA: Researchers Develop Quantum Microarchitecture that "Bridges the Gap" in Processor System Stacks - IEEE Computer Society** (google_arch) - **AheadComputing Inc. Raises Additional $30M Seed2 Round to Reimagine CPU Architecture - Eastern Progress** (google_arch) - **AheadComputing Introduces Breakthrough CPU Architecture for General-Purpose Computing, With Jim Keller on Board - TechPowerUp** (google_arch) - **India unveils a homegrown dual-core 1GHz RISC-V processor, the DHRUV64 - theregister.com** (google_riscv) - **India Launches DHRUV64, Its First 1 GHz, 64-bit Dual-Core RISC-V CPU - TechPowerUp** (google_riscv) --- *Sponsored by LimitLess AI*

  3. A Precision Emulation Approach to the GPU Acceleration of Ab Initio Electronic Structure Calculations

    6D AGO

    A Precision Emulation Approach to the GPU Acceleration of Ab Initio Electronic Structure Calculations

    ## Episode Summary In this episode, we cover: - **A Precision Emulation Approach to the GPU Acceleration of Ab Initio Electronic Structure Calculations** (arXiv) - **Who Checks the Checker? Enhancing Component-level Architectural SEU Fault Tolerance for End-to-End SoC Protection** (arXiv) - **Nvidia's CUDA platform now supports RISC-V — support brings open source instruction set to AI platforms, joining x86 and Arm - Tom's Hardware** (google_riscv) - **China claims to have developed the world's first AI-designed processor — LLM turned performance requests into CPU architecture - Tom's Hardware** (google_arch) - **AheadComputing Inc. Raises Additional $30M Seed2 Round to Reimagine CPU Architecture - easternprogress.com** (google_arch) --- *Sponsored by LimitLess AI*

  4. Throughput Optimization as a Strategic Lever in Large-Scale AI Systems: Evidence from Dataloader and Memory Profiling Innovations

    APR 3

    Throughput Optimization as a Strategic Lever in Large-Scale AI Systems: Evidence from Dataloader and Memory Profiling Innovations

    ## Episode Summary In this episode, we cover: - **Throughput Optimization as a Strategic Lever in Large-Scale AI Systems: Evidence from Dataloader and Memory Profiling Innovations** (arXiv) - **CXLRAMSim v1.0: System-Level Exploration of CXL Memory Expander Cards** (arXiv) - **The RISC-V Vector Extensions for AI - Jon Peddie Research** (google_riscv) - **One ISA, Infinite Use Cases: RISC-V and the Road to Workload-Specific Silicon** (riscv_news) - **RISC-V set to announce 25% market penetration — open-standard ISA is ahead of schedule, securing fast-growing silicon footprint - Tom's Hardware** (google_riscv) --- *Sponsored by LimitLess AI*

  5. Highly-Parallel Atom-Detection Accelerator for Tweezer-Based Neutral Atom Quantum Computers

    APR 2

    Highly-Parallel Atom-Detection Accelerator for Tweezer-Based Neutral Atom Quantum Computers

    ## Episode Summary In this episode, we cover: - **Highly-Parallel Atom-Detection Accelerator for Tweezer-Based Neutral Atom Quantum Computers** (arXiv) - **Physical Design of UET-RVMCU: A Streamlined Open-Source RISC-V Microcontroller** (arXiv) - **SpacemiT K3 “16-core” RISC-V SoC system information and (early) benchmarks - CNX Software** (google_riscv) - **Telink TL3228 – Low-power, low-latency dual-core RISC-V wireless MCU supports Bluetooth 6.0, 802.15.4, and 2.4 GHz proprietary - CNX Software** (google_riscv) - **RISC-V Mentorship Taught Me the RISC-V ISA Is Far More Than a Reference Manual** (riscv_news) --- *Sponsored by LimitLess AI*

  6. Per-Bank Memory Bandwidth Regulation for Predictable and Performant Real-Time System

    APR 1

    Per-Bank Memory Bandwidth Regulation for Predictable and Performant Real-Time System

    ## Episode Summary In this episode, we cover: - **Per-Bank Memory Bandwidth Regulation for Predictable and Performant Real-Time System** (arXiv) - **Toward a Universal GPU Instruction Set Architecture: A Cross-Vendor Analysis of Hardware-Invariant Computational Primitives in Parallel Processors** (arXiv) - **Checking In On The ISA Wars And Its Impact On CPU Architectures - Hackaday** (google_arch) - **Support RAJA and Scientific Applications on RVV Architectures** (riscv_news) - **Breker Verification Systems and Frontgrade Gaisler Collaborate on High-Reliability RISC-V Fault Tolerant Processor Core - businesswire.com** (google_riscv) --- *Sponsored by LimitLess AI*

  7. Current RISC-V CPUs Being Too Slow Causes Headaches For Fedora: ~5x Slower Builds - Phoronix

    MAR 31

    Current RISC-V CPUs Being Too Slow Causes Headaches For Fedora: ~5x Slower Builds - Phoronix

    ## Episode Summary In this episode, we cover: - **Current RISC-V CPUs Being Too Slow Causes Headaches For Fedora: ~5x Slower Builds - Phoronix** (google_riscv) - **AI is stress-testing processor architectures and RISC-V fits the moment - EDN - Voice of the Engineer** (google_riscv) - **SpacemiT to launch server-class RISC-V processor following capital injection - South China Morning Post** (google_riscv) - **Europe’s RISC-V processor developer up for sale ... - eeNews Europe** (google_riscv) - **MIPS expands RISC-V processor platform with ARC IP integration - digitimes** (google_riscv) --- *Sponsored by LimitLess AI*

  8. The RISC-V Vector Extensions for AI - jonpeddie.com

    MAR 30

    The RISC-V Vector Extensions for AI - jonpeddie.com

    ## Episode Summary In this episode, we cover: - **The RISC-V Vector Extensions for AI - jonpeddie.com** (google_riscv) - **SpacemiT K3 “16-core” RISC-V SoC system information and (early) benchmarks - cnx-software.com** (google_riscv) - **TUMCREATE Leads Development of Open-Source Post-Quantum Secure RISC-V Processor - thequantuminsider.com** (google_riscv) - **Alibaba XuanTie C950 – A powerful, RVA23-complaint 64-bit RISC-V core for Edge AI computing - cnx-software.com** (google_riscv) - **Ubitium bets one RISC-V chip can clean up embedded computing’s processor sprawl - jonpeddie.com** (google_riscv) --- *Sponsored by LimitLess AI*

See All (25)

About

Condor Currents delivers concise breakdowns of the latest computer architecture research and RISC-V developments. Each episode covers recent arXiv papers on data prefetching, branch prediction, and microarchitecture innovations, plus news from the open silicon community. Brought to you by Condor Computing, high-performance RISC-V processor IP from Andes Technology.

Information

  • Creator
    Condor Computing
  • Years Active
    2K
  • Episodes
    25
  • Rating
    Clean
  • Show Website
    Condor Currents