Condor Currents

Condor Computing
  • 0,0 (0)
  • TECHNOLOGIES
  • TOUS LES JOURS

Condor Currents delivers concise breakdowns of the latest computer architecture research and RISC-V developments. Each episode covers recent arXiv papers on data prefetching, branch prediction, and microarchitecture innovations, plus news from the open silicon community. Brought to you by Condor Computing, high-performance RISC-V processor IP from Andes Technology.

  1. -20 H

    Accelerating State-Vector Quantum Simulation on Integrated GPUs via Cache Locality Optimization: A Cross-Architecture Evaluation

    ## Episode Summary In this episode, we cover: - **Accelerating State-Vector Quantum Simulation on Integrated GPUs via Cache Locality Optimization: A Cross-Architecture Evaluation** (arXiv) - **NasZip: Software and Hardware Co-Design to Accelerate Approximate Nearest Neighbor Search with DIMM-Based Near-Data Processing** (arXiv) - **Initial Benchmarks Of The SpacemiT K3 RVA23 RISC-V CPU With The K3 Pico-ITX - Phoronix** (google_riscv) - **A Deep Dive Into CPU Architecture - i-programmer.info** (google_arch) - **AI agent designs a RISC-V CPU core from scratch - MSN** (google_riscv) --- *Sponsored by LimitLess AI*

  2. -1 J

    Accelerating State-Vector Quantum Simulation on Integrated GPUs via Cache Locality Optimization: A Cross-Architecture Evaluation

    ## Episode Summary In this episode, we cover: - **Accelerating State-Vector Quantum Simulation on Integrated GPUs via Cache Locality Optimization: A Cross-Architecture Evaluation** (arXiv) - **NasZip: Software and Hardware Co-Design to Accelerate Approximate Nearest Neighbor Search with DIMM-Based Near-Data Processing** (arXiv) - **Initial Benchmarks Of The SpacemiT K3 RVA23 RISC-V CPU With The K3 Pico-ITX - Phoronix** (google_riscv) - **A Deep Dive Into CPU Architecture - i-programmer.info** (google_arch) - **160-core RISC V Board Is The M.2 CoProcessor You Didn’t Know You Needed - Hackaday** (google_riscv) --- *Sponsored by LimitLess AI*

  3. -2 J

    OSCAR: Offline Spectral Covariance-Aware Rotation for 2-bit KV Cache Quantization

    ## Episode Summary In this episode, we cover: - **OSCAR: Offline Spectral Covariance-Aware Rotation for 2-bit KV Cache Quantization** (arXiv) - **TTP: A Hardware-Efficient Design for Precise Prefetching in Ray Tracing** (arXiv) - **Four-Tier Memory Hierarchy for LLM Reasoning (USC, UW)** (semiengineering) - **As Alibaba launches server-grade RISC-V CPU, Beijing throws its weight behind ISA - The Register** (google_riscv) - **Initial Benchmarks Of The SpacemiT K3 RVA23 RISC-V CPU With The K3 Pico-ITX - Phoronix** (google_riscv) --- *Sponsored by LimitLess AI*

  4. -3 J

    How Did An AI Agent Build a RISC V CPU Core In Just 12 Hours - IEEE Spectrum

    ## Episode Summary In this episode, we cover: - **How Did An AI Agent Build a RISC V CPU Core In Just 12 Hours - IEEE Spectrum** (google_riscv) - **India unveils a homegrown dual-core 1GHz RISC-V processor, the DHRUV64 - The Register** (google_riscv) - **AI designs complete RISC-V CPU core in just 12 hours - MSN** (google_riscv) - **India Launches DHRUV64, Its First 1 GHz, 64-bit Dual-Core RISC-V CPU - TechPowerUp** (google_riscv) - **Microchip Upgrades Its Mi-V RV32 RISC-V Soft-Core Processor, Promises a Major Speed Boost - Hackster.io** (google_riscv) --- *Sponsored by LimitLess AI*

  5. -4 J

    Enhancing Instruction Prefetching via Cache and TLB Management

    ## Episode Summary In this episode, we cover: - **Enhancing Instruction Prefetching via Cache and TLB Management** (arXiv) - **ICP: Exploiting Instruction Correlation for Prefetching Irregular Memory Accesses** (arXiv) - **Evaluating and Calibrating Performance On RISC-V Vector Processors (KTH, LLNL, BSC)** (semiengineering) - **Evaluating and Calibrating Performance On RISC-V Vector Processors (KTH, LLNL, BSC) - Semiconductor Engineering** (google_riscv) - **CacheMind turns chip tuning into a conversation, exposing hidden cache failures and lifting processor performance - Tech Xplore** (google_arch) --- *Sponsored by LimitLess AI*

  6. -5 J

    SpacemiT K3 “16-core” RISC-V SoC system information and (early) benchmarks - CNX Software

    ## Episode Summary In this episode, we cover: - **SpacemiT K3 “16-core” RISC-V SoC system information and (early) benchmarks - CNX Software** (google_riscv) - **Nvidia's CUDA platform now supports RISC-V — support brings open source instruction set to AI platforms, joining x86 and Arm - Tom's Hardware** (google_riscv) - **Bit-Brick K1: Raspberry Pi 5 alternative with different CPU architecture, M.2 and PCIe support launches - Notebookcheck** (google_arch) - **AheadComputing Introduces Breakthrough CPU Architecture for General-Purpose Computing, With Jim Keller on Board - TechPowerUp** (google_arch) - **Deja Vu: A Brief History of Every Mac CPU Architecture - How-To Geek** (google_arch) --- *Sponsored by LimitLess AI*

  7. -6 J

    RISC-V set to announce 25% market penetration — open-standard ISA is ahead of schedule, securing fast-growing silicon footprint - Tom's Hardware

    ## Episode Summary In this episode, we cover: - **RISC-V set to announce 25% market penetration — open-standard ISA is ahead of schedule, securing fast-growing silicon footprint - Tom's Hardware** (google_riscv) - **The Evolution of CPU Architectures – From Intel 4004 To Modern SoCs - Wccftech** (google_arch) - **China claims to have developed the world's first AI-designed processor — LLM turned performance requests into CPU architecture - Tom's Hardware** (google_arch) - **QuMA: Researchers Develop Quantum Microarchitecture that "Bridges the Gap" in Processor System Stacks - IEEE Computer Society** (google_arch) - **Performance aware shared memory hierarchy model for multicore processors - Nature** (google_arch) --- *Sponsored by LimitLess AI*

  8. 16 MAI

    RISC-V Vector Extension: Between standardization and tailor-made accelerators - eeNews Europe

    ## Episode Summary In this episode, we cover: - **RISC-V Vector Extension: Between standardization and tailor-made accelerators - eeNews Europe** (google_riscv) - **Checking In On The ISA Wars And Its Impact On CPU Architectures - Hackaday** (google_arch) - **Support RAJA and Scientific Applications on RVV Architectures** (riscv_news) - **RISC-V Mentorship Taught Me the RISC-V ISA Is Far More Than a Reference Manual** (riscv_news) - **One ISA, Infinite Use Cases: RISC-V and the Road to Workload-Specific Silicon** (riscv_news) --- *Sponsored by LimitLess AI*

Tout afficher (41)

À propos

Condor Currents delivers concise breakdowns of the latest computer architecture research and RISC-V developments. Each episode covers recent arXiv papers on data prefetching, branch prediction, and microarchitecture innovations, plus news from the open silicon community. Brought to you by Condor Computing, high-performance RISC-V processor IP from Andes Technology.

Informations

  • Création
    Condor Computing
  • Années d’activité
    2 k
  • Épisodes
    41
  • Classification
    Tous publics
  • Site web de l’émission
    Condor Currents